CSE 220: Systems Fundamentals I Quiz #6 – Version B|all you need
Name: SBU ID#: Recitation: Score: / 20 Consider the following timing delays in picoseconds for the multicycle datapath: Mem Read Mem Write Reg File Read Reg File Write Adder ALU Mux Sign-Ext Shifter Other Regs 20 ps 30 ps 15 ps 12 ps 10 ps 12 ps 5 ps 4 ps 3 ps 4 ps Note: “Other Regs” refers to the non-architectural registers. 1. [4 pts] On the datapath diagram below, highlight that part of the datapath used when the CPU is in state S7 of the FSM. 2. [4 pts] Using the above timings, calculate the delay of state S7 of the FSM. Answer: 4 + 5 + 12 = 21 ps. Stony Brook University Pag
Written for
- Institution
- Suny Stony Brook
- Course
- CSE 220
Document information
- Uploaded on
- December 3, 2022
- Number of pages
- 2
- Written in
- 2022/2023
- Type
- Exam (elaborations)
- Contains
- Questions & answers
Subjects
-
cse220fall2018quiz6bstony brook university cse 220