Written by students who passed Immediately available after payment Read online or as PDF Wrong document? Swap it for free 4.6 TrustPilot
logo-home
Class notes

Microprocessor

Rating
-
Sold
-
Pages
7
Uploaded on
07-01-2023
Written in
2022/2023

Lecture notes of 7 pages for the course Data Sciences at Galgotias University (Microprocessor)

Institution
Course

Content preview

Lecture-3
Bussed Architecture
The basic components of a microcomputer, as discussed
earlier, are:
1) CPU
2) Program memory
3) Data memory
4) Output ports
5) Input ports
6) Clock generator.
The clock generator generates the appropriate clock pulses for the
synchronized operation of different components of microcomputer.
The clock generator is on-chip in Intel 8085A microprocessor. Now,
the question comes, how the microprocessor is connected to other
components - memory and I/O ports. One possibility is that all the
memory chips and ports are connected separately to CPU as shown
in fig.1.2.
Program Data Data
Memory Memory Memory




Clock Output
Generator
CPU Device




Input Input Output
Device Device Device

Fig.1.2 Separate Connection of Memory and I/O Devices with CPU

, In this case, large no of address lines, signal lines, input and output
lines are required from the CPU. The size of the CPU increases much
if all the components are to be simultaneously controlled. The
capability of expanding the system by adding more components will
be limited. If a CPU is fabricated on a chip such that it provides
interface to N devices, adding one more device will be impossible.
The system becomes too complex, therefore, bussed architecture is
used to connect component to the microprocessor.


The Bussed Architecture for Microprocessor:
The first question is what is a ‘Bus’? Bus is a group of parallel
lines that connect two or more devices. It carries information in bits.
Whenever processor (CPU) needs to access any memory or I/O
device of the microcomputer system, it does so by setting up signals
on the address bus to identify the appropriate circuit. Data may be
transferred by means of data bus, in required direction between the
device and the processor. Signals on the control bus serve a number
of purposes such as control the transfer of data direction.


2 3 N




1 ....

Fig.1.3 Data Bus Shared by ‘N’ Devices

Written for

Institution
Course

Document information

Uploaded on
January 7, 2023
Number of pages
7
Written in
2022/2023
Type
Class notes
Professor(s)
Ms. indervati
Contains
All classes

Subjects

$8.49
Get access to the full document:

Wrong document? Swap it for free Within 14 days of purchase and before downloading, you can choose a different document. You can simply spend the amount again.
Written by students who passed
Immediately available after payment
Read online or as PDF

Get to know the seller
Seller avatar
sourabhsingh2

Get to know the seller

Seller avatar
sourabhsingh2 Galgotias University
Follow You need to be logged in order to follow users or courses
Sold
-
Member since
3 year
Number of followers
0
Documents
10
Last sold
-

0.0

0 reviews

5
0
4
0
3
0
2
0
1
0

Recently viewed by you

Why students choose Stuvia

Created by fellow students, verified by reviews

Quality you can trust: written by students who passed their tests and reviewed by others who've used these notes.

Didn't get what you expected? Choose another document

No worries! You can instantly pick a different document that better fits what you're looking for.

Pay as you like, start learning right away

No subscription, no commitments. Pay the way you're used to via credit card and download your PDF document instantly.

Student with book image

“Bought, downloaded, and aced it. It really can be that simple.”

Alisha Student

Working on your references?

Create accurate citations in APA, MLA and Harvard with our free citation generator.

Working on your references?

Frequently asked questions