DIGITAL ELECTRONICS AND MICROPROCESSOR LAB
Laboratory Experiments
PG & Research Department of Physics
Bishop Heber College (Autonomous)
Tiruchirappalli - 620 017
,Contents
1 Verification of Truth Tables of Logic Gates using Integrated Circuits 2
2 NAND gate as universal logic gate 5
3 NOR gate as universal logic gate 11
4 Half Adder and Full Adder using Basic gates 18
5 Karnaugh map - Reduction of Boolean expressions 22
6 Study of DAC-Binary Weighted method 27
7 Half Subtractor and Full Subtractor using Basic gates 31
8 Shift Register using IC-7495 34
9 Parallel in Parallel out 36
10 UP / DOWN counter using IC-7476 39
11 Addition and Multiplication 43
12 Subtraction and Division 49
13 Block transfer and sum of a series 54
14 Maximum and Minimum of a set of data and Asending / Desending order 60
15 Hexdecimal to decimal and decimal to hexadecimal 66
16 Multibyte subtraction 72
1
,1 Verification of Truth Tables of Logic Gates using Integrated
Circuits
Aim:
To verify the truth tables of AND, OR, NOT, EX-OR, NAND and NOR.
Apparatus Required:
AND gate (IC 7408), NOT gate (IC 7404), OR gate (IC 7432), NAND gate (IC 7400), NOR gate
(IC 7402), EX-OR gate (IC 7486), 5V Power supply, I/O Board and connecting wires.
BOOLEAN EXPRESSIONS
(i) AND gate Y = A.B
(ii) OR gate Y = A + B
(iii) NOT gate Y = A′
(iv) EX-OR gate Y = A′ B + AB ′
(v) NAND gate Y = A′ .B ′
(vi) NOR gate Y = A′ + B ′
Circuit Diagram
Figure 1: Integrated circuit
2
, 3
Laboratory Experiments
PG & Research Department of Physics
Bishop Heber College (Autonomous)
Tiruchirappalli - 620 017
,Contents
1 Verification of Truth Tables of Logic Gates using Integrated Circuits 2
2 NAND gate as universal logic gate 5
3 NOR gate as universal logic gate 11
4 Half Adder and Full Adder using Basic gates 18
5 Karnaugh map - Reduction of Boolean expressions 22
6 Study of DAC-Binary Weighted method 27
7 Half Subtractor and Full Subtractor using Basic gates 31
8 Shift Register using IC-7495 34
9 Parallel in Parallel out 36
10 UP / DOWN counter using IC-7476 39
11 Addition and Multiplication 43
12 Subtraction and Division 49
13 Block transfer and sum of a series 54
14 Maximum and Minimum of a set of data and Asending / Desending order 60
15 Hexdecimal to decimal and decimal to hexadecimal 66
16 Multibyte subtraction 72
1
,1 Verification of Truth Tables of Logic Gates using Integrated
Circuits
Aim:
To verify the truth tables of AND, OR, NOT, EX-OR, NAND and NOR.
Apparatus Required:
AND gate (IC 7408), NOT gate (IC 7404), OR gate (IC 7432), NAND gate (IC 7400), NOR gate
(IC 7402), EX-OR gate (IC 7486), 5V Power supply, I/O Board and connecting wires.
BOOLEAN EXPRESSIONS
(i) AND gate Y = A.B
(ii) OR gate Y = A + B
(iii) NOT gate Y = A′
(iv) EX-OR gate Y = A′ B + AB ′
(v) NAND gate Y = A′ .B ′
(vi) NOR gate Y = A′ + B ′
Circuit Diagram
Figure 1: Integrated circuit
2
, 3
